

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/742,989	12/20/2000	Jeffrey Somers	SRT-009 (5049/15)	7378
21323	7590 04/20/2004	•	EXAMINER	
TESTA, HURWITZ & THIBEAULT, LLP			PATEL, NIKETA I	
	HIGH STREET TOWER 125 HIGH STREET		ART UNIT	PAPER NUMBER
BOSTON, MA	BOSTON, MA 02110			10
			DATE MAILED: 04/20/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(a)			
	Application No.	Applicant(s)			
055	09/742,989	SOMERS ET AL.			
Office Action Summary	Examiner	Art Unit			
	Niketa I. Patel	2182			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mailing - earned patent term adjustment. See 37 CFR 1.704(b).		nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status	·				
1) Responsive to communication(s) filed on 27	<u>October 2003</u> .				
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4) ☐ Claim(s) 1-23 is/are pending in the applicatio 4a) Of the above claim(s) is/are withdres 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-23 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	awn from consideration.				
Application Papers					
9) The specification is objected to by the Examination 10) The drawing(s) filed on <u>07 May 2001</u> is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Examination is objected to by the Examination is objected.	a) accepted or b) objected to be e drawing(s) be held in abeyance. See ction is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	nts have been received. Its have been received in Applicationity documents have been received au (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachment(s)	_				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 7.		atent Application (PTO-152)			

Art Unit: 2182

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) The invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-20 and 22-23 rejected under 35 U.S.C. 102(e) as being anticipated by Barry et al. U.S. Patent Number: 6,457,073 (hereinafter referred to as "Barry".)
- 3. Referring to claim 1, Barry teaches a method for transferring portions of a memory block comprising the steps of:

 (a) configuring a first data mover with a first start address corresponding to a first portion of a source memory block (see column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; figure 3 elements 303, 302); (b) configuring a second data mover with a second start address corresponding to a second portion of the source memory block sized differently from

Art Unit: 2182

the first portion (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; figure 3 - elements 303, 302); (c) transferring, by the first data mover, the first portion of the source memory block at a first data rate (see column 6 - lines 10-67; column 7 - lines 1-31; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-9); and (d) transferring, by the second data mover, the second portion of the source memory block at a second data rate (see column 6 - lines 10-67; column 7 - lines 1-31; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-9.)

- 4. **Referring to claim 2,** Barry teaches to configure the first data mover with a first chunk end address corresponding to the first portion of the source memory block (see column 10 lines 16-67.)
- 5. **Referring to claim 3**, *Barry* teaches to generate the first chunk end address (see column 10 lines 16-67.)
- 6. Referring to claim 4, Barry teaches to configure the first data mover with a first write address corresponding to a first portion of a first target memory block (see column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 7. **Referring to claim 5**, *Barry* teaches to transfer of the first portion of the source memory block further comprises

Art Unit: 2182

stopping when the first start address is equivalent to the first chunk end address (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

- 8. Referring to claim 6, Barry teaches to transfer of the first portion of the source memory block further comprises stopping when the first start address is equivalent to a predefined end address (see column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 9. **Referring to claim 7**, *Barry* teaches to configure the second data mover with a second chunk end address (see column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 10. **Referring to claim 8**, *Barry* teaches to generate the second chunk end address (see column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 11. **Referring to claim 9**, *Barry* teaches to configure the second data mover with a second write address corresponding to a second portion of a second target memory block (see column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 12. **Referring to claim 10**, *Barry* teaches to transfer of the second portion of the source memory block further comprises

Art Unit: 2182

stopping when the second start address is equivalent to the second chunk end address (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

- 13. Referring to claim 11, Barry teaches to transfer of the second portion of the source memory block further comprises stopping when the second start address is equivalent to a predefined end address (see column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 14. Referring to claim 12, Barry teaches to configure the first data mover as a master data mover and the second data mover as a salve data mover (see column 18 lines 4-67; column 19 lines 1-41; column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 15. Referring to claim 13, Barry teaches to communicate, by the master data mover, the first start addresses to the slave data mover (see column 18 lines 4-67; column 19 lines 1-41; column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 16. **Referring to claim 14**, *Barry* teaches to transfer the first portion of the source memory block to the first write address corresponding to the first portion of the first target memory

Art Unit: 2182

block (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

- 17. Referring to claim 15, Barry teaches to transfer the second portion of the source memory block to the second write address corresponding to the second portion of the second target memory block (see column 18 lines 4-67; column 19 lines 1-41; column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 18. Referring to claim 16, Barry comprise substantially simultaneously transferring the first portion and the second portion of the source memory block (see column 18 lines 4-67; column 19 lines 1-41; column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67.)
- 19. Referring to claim 17, Barry teaches a method for transferring portions of a memory block comprising the steps of:

 (a) designating a master data mover (see column 18 lines 4-67; column 19 lines 1-41; column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67; figure 3 elements 303, 302); (b) designating a slave data mover in communication with the master data mover (see column 18 lines 4-67; column 19 lines 1-41; column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 -

Art Unit: 2182

lines 16-67; figure 3 - elements 303, 302); (c) transmitting a start address to the master data mover, the start address identifying a first memory portion of a source memory block (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (d) transmitting the start address to the slave data mover to enable the slave data mover to determine a next address, the next address identifying a second memory portion of the source memory block sized differently from the first memory portion (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (e) transmitting a first write address identifying a first memory portion of a target memory block to the master data mover and a second write address identifying a second memory portion sized differently then the first memory portion of the target memory block to the slave data mover (see column 18 - lines 4-67; column 19 - lines1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (f) transferring the first memory portion of the source memory block to the first write address identifying the first memory portion of the target memory block

Art Unit: 2182

at a first data rate (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); and (g) transferring the second memory portion of the source memory block to the second write address identifying the second memory portion of the target memory block at a second data rate (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302.)

20. Referring to claim 18, Barry teaches to verify that the master data mover is available; (i) transmitting a first end address associated with the first memory portion of the source memory block to the master data mover and a second end address associated with the second memory portion to the slave data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); and (j) synchronizing the master data mover with the slave data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302.)

Art Unit: 2182

Referring to claim 19, Barry teaches (h) transmit a first 21. offset address to the master data mover and a second offset address to the master data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (i) obtaining, by the master data mover, a first next address by using the first offset address and the start address (see column 18 - lines 4-67; column 19 lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 elements 303, 302); (j) obtaining, by the slave data mover, a second next address by using the second offset address and the start address (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (k) stopping the transmitting of the first memory portion of the source memory block after the first next address is equivalent to the first end address (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); and (1) stopping the transmitting of the second memory portion of the source memory block after the second next address is equivalent to the second

Art Unit: 2182

end address (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302.)

Referring to claim 20, Barry teaches a system to transfer portions of a memory block comprising: (a) a first data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (b) a second data mover in communication with the first data mover over a DM communications bus (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (c) a first memory component having a first portion and a second portion sized differently from the first portion and in communication with the first data mover and the second data mover over a first DM-memory bus (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 lines 16-67; figure 3 - elements 303, 302); and (d) a second memory component in communication with the first data mover and the second data mover over a second DM-memory bus, wherein the first data mover transfers the first memory portion to the

67; figure 3 - elements 303, 302.)

Art Unit: 2182

second memory component over the first DM-memory bus at a first data transfer rate, and wherein the second data mover transfers the second memory portion to the second memory component over the second DM-memory bus at a second data transfer rate (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302.) Referring to claim 22, Barry teaches that the first data 23. mover transfers the first memory portion at a simultaneous time as the second data mover transfers the second memory portion (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302.) Referring to claim 23, Barry teaches that the first data mover is a first Direct Memory Access (DMA) engine and the second data mover is a second DMA engine (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-

Page 12

Application/Control Number: 09/742,989

Art Unit: 2182

Claim Rejections - 35 USC § 103

- 25. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 26. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Barry et al. U.S. Patent Number: 6,457,073 (hereinafter referred to as "Barry".) as applied to claim 20 above, and further in view of Priem et al. U.S. Patent Number: 6,065,071 (hereinafter referred to as "Priem".)
- 27. Referring to claim 21, Barry teaches a first DM-memory bus and a second DM-memory bus (see column 18 lines 4-67; column 19 lines 1-41; column 2 lines 14-32; column 5 lines 1-28, 48-67; column 6 lines 1-37; column 10 lines 16-67; figure 3 elements 303, 302.) Barry fails to explicitly set forth the limitation that the first DM-memory bus is a Peripheral Component Interconnect (PCI) bus and the second DM-memory bus is an Accelerated Graphics Port (AGP) bus. However, Priem teaches a use of PCI bus and an AGP bus (see column 4 lines 30-42) to

Art Unit: 2182

accomplish faster transfers of data directly from an application program to I/O devices (see column 2 - lines 34-62.) One of ordinary skill in the art at the time of applicant's invention would have clearly recognized that it is quite advantageous for the first DM-memory bus and the second DM-memory bus of Barry to be a PCI bus and an AGP bus to accomplish faster transfers of data directly from an application program to I/O devices. It is for this reason that one of ordinary skill in the art would have been motivated to substitute Barry's first and second DM-memory buses with a PCI bus and an AGP bus to allow for a direct data transfer from an application program to I/O devices.

Response to Arguments

28. Applicant's arguments filed on 10/27/2003 have been fully considered but they are not persuasive.

The applicant argues that even though Barry teaches a use of variable number of clock cycles to transfer data, Barry does not teach data transfer rates.

The Examiner respectfully disagrees with this argument. It is well known in the art that data transfer rate can be varied by varying the number of clock cycles as shown by Shimodaira et al. U.S. Patent Number: 5,280,587, column 1 - lines 48-50.

Art Unit: 2182

Conclusion

29. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following documents have been made record of to further show the state of the art as it pertains to direct memory access controllers:

Shimodaira et al. U.S. Patent Number: 5,280,587

30. **THIS ACTION IS MADE FINAL**. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2182

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Niketa I. Patel whose telephone number is (703) 305 4893. The examiner can normally be reached on M-F 8:00 A.M. to 5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jeffrey A. Gaffin can be reached on (703) 308 3301. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NΡ

04/15/2004

JEFFREY GAFFIN

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100